A d-dimensional cellular automaton with sequential input mode is a d-dimensional grid of interconnected interacting finite automata. The distinguished automaton at the origin, the communication cell, is connected to the outside world and fetches the input sequentially. Often in the literature this model is referred to as iterative array. We investigate d-dimensional iterative arrays and one-dimensional cellular automata operating in real and linear time, whose inter-cell communication is restricted to some constant number of bits independent of the number of states. It is known that even one-dimensional one-bit iterative arrays accept rather complicated languages such as {a p | p prim} or {a 2 n | n ∈ N} [16] . We show that there is an infinite strict double dimension-bit hierarchy. The computational capacity of the one-dimensional devices in question is compared with the power of communication-restricted two-way cellular automata. It turns out that the relations are quite different from the relations in the unrestricted case. On passing, we obtain an infinite strict bit hierarchy for real-time two-way cellular automata and, moreover, a very dense time hierarchy for every k-bit cellular automata, i.e., just one more time step leads to a proper superfamily of accepted languages.
Introduction
Devices of homogeneous, interconnected, parallel acting automata have extensively been investigated from a computational capacity point of view. The specification of such a system includes the type and specification of the single automata (sometimes called cells), their interconnection scheme (which can imply a dimension to the system), a local and/or global transition function and the input and output modes. Multidimensional devices with nearest neighbor con-nections whose cells are finite automata are commonly called cellular automata. If the input mode is sequential to a distinguished communication cell, they are called iterative arrays (IA). In connection with formal language recognition IAs have been introduced in [5] , where it was shown that the language family accepted by real-time IAs forms a Boolean algebra not closed under concatenation and reversal. In [4] it is shown that for every context-free grammar a two-dimensional linear-time IA parser exists. In [6] a real-time acceptor for prime numbers has been constructed. A characterization of various types of IAs in terms of restricted Turing machines and several results, especially speed-up theorems, are given in [7, 8] . Several more results concerning formal languages can be found (e.g., in [12, 13] ).
In order to investigate the computational capacity of a device, there is a particular interest in infinite hierarchies of language families defined by bounding some resources. In [9] a dense IA time hierarchy beyond linear time has been proved. The gap between real time and linear time has been closed in [2] . Further hierarchies depending on the amount of nondeterminism and the number of alternating transitions performed by the communication cell are shown in [1, 3] . Descriptional complexity issues are studied in [10] .
All these results concern iterative arrays where the states of the neighboring cells are communicated in one time step. That is, the number of bits exchanged is determined by the number of states. A natural and interesting restriction of IAs is to restrict the number of bits by some constant being independent of the number of states. Iterative arrays with restricted inter-cell communication have been investigated in [15, 16] , where algorithmic design techniques for sequence generation are shown. In particular, several important infinite, non-regular sequences such as exponential or polynomial, Fibonacci and prime sequences can be generated in real time. Connectivity recognition problems are dealt with in [14] , whereas in [17] the computational capacity of one-way cellular automata with restricted inter-cell communication is considered.
Here we investigate d-dimensional iterative arrays and one-dimensional cellular automata operating in real and linear time. The inter-cell communication of the array is restricted to some constant number of bits, in order to determine the power and nature of the communication bandwidth in massively parallel devices. The paper is organized as follows. In Section 2 we define the basic notions and the main model in question, i.e., d-dimensional iterative arrays with restricted inter-cell communication. Section 3 is devoted to dimension and bit hierarchies. We show that there is an infinite strict double hierarchy. That is, for every dimension real-time (k +1)-bit restricted iterative arrays are strictly more powerful than real-time k-bit restricted iterative arrays, and for every k-bit restriction real-time (d+1)-dimensional k-bit restricted iterative arrays are strictly more powerful than real-time d-dimensional k-bit restricted iterative arrays. In Section 4 we consider one-dimensional devices. The computational capacity of the devices in question is compared with the power of communication-restricted two-way cellular automata. It turns out that the relations are quite different from the relations in the unrestricted case. On passing, we obtain an infinite strict bit hierarchy for real-time two-way cellular automata and, moreover, a very dense time hierarchy for every k-bit cellular automata, i.e., just one more time step yields to a proper superfamily of accepted languages.
Definitions and Preliminaries
We denote the rational numbers by Q, the integers by Z, the non-negative integers by N, and the positive integers {1, 2, ...} by N + . The empty word is denoted by λ, the reversal of a word w by w R , and for the length of w we write |w|. The set of words over some alphabet A whose lengths are at most l ∈ N is denoted by A ≤l . Set inclusion and strict set inclusion are denoted by ⊆ and ⊂, respectively.
A d-dimensional iterative array is a d-dimensional array (i.e. N d ) of finite automata, sometimes called cells, where each of them is connected to its nearest neighbors in every dimension. For convenience we identify the cells by their coordinates. Initially they are in the so-called quiescent state. The input is supplied sequentially to the distinguished communication cell at the origin. For this reason, we have different local transition functions. The state transition of all cells but the communication cell depends on the current state of the cell itself and the current states of its neighbors. The state transition of the communication cell additionally depends on the current input symbol (or if the whole input has been consumed on a special end-of-input symbol). In an iterative array with k-bit restricted inter-cell communication, during every time step each cell may communicate only k bit of information to its neighbors. These bits depend on the current state and are determined by so-called bit-functions. The finite automata work synchronously at discrete time steps.
a 1 a 2 a 3 · · · a n # Fig. 1 . A two-dimensional iterative array. Definition 1. A d-dimensional iterative array with k-bit restricted inter-cell communication (IA d k ) is a system S, A, F, s 0 , d, k, b 1 , . . . , b 2d , δ, δ 0 , where (1) S is the finite, nonempty set of cell states, (2) A is the finite, nonempty set of input symbols, (3) F ⊆ S is the set of accepting states, (4) s 0 ∈ S is the quiescent state, (5) d ∈ N + is the dimension, (6) k ∈ N + is the number of bits which can be communicated to neighbor cells, (7) Let M be an IA d k . A configuration of M at some time t ≥ 0 is a description of its global state which is a pair (w t , c t ), where w t ∈ A * is the remaining input sequence and c t : N d 0 → S is a mapping that maps the single cells to their current states. For the sake of simpler notation in connection with cells at a face of N d , we extend the mappings c t to arguments from Z d , and assume that all cells in Z d \ N d 0 are permanently in the quiescent state sending zeroes. The configuration (w 0 , c 0 ) at time 0 is defined by the input word w 0 and the mapping c 0 (i 1 , . . . , i d ) = s 0 , (i 1 , . . . , i d ) ∈ N d 0 , while subsequent configurations are chosen according to the global transition function ∆. Let (w t , c t ), t ≥ 0, be a configuration, then its successor configuration (w t+1 , c t+1 ) = ∆ (w t , c t ) is as follows:
where a = #, w t+1 = λ if w t = λ, and a = a 1 , w t+1 = a 2 · · · a n if w t = a 1 · · · a n . Thus, the global transition function ∆ is induced by δ and δ 0 . A word w is accepted by an IA d k if at some time i during its course of computation on input w the communication cell becomes accepting.
(2) L(M) = {w ∈ A * | w is accepted by M} is the language accepted by M.
(3) Let t : N → N, t(n) ≥ n + 1, be a mapping. If all w ∈ L(M) are accepted with at most t(|w|) time steps, then L is said to be of time complexity t.
The family of all languages which can be accepted by an IA d k with time complexity t is denoted by L t (IA d k ). If t equals the function n + 1, acceptance is said to be in real time and we write L rt (IA d k ). The linear-time languages
. Definition 3. Let L ⊆ A * be a language over an alphabet A and l ∈ N + be a constant.
(1) Two words w ∈ A * and w ∈ A * are l-right-equivalent with respect to L if for all y ∈ A ≤l : wy ∈ L ⇐⇒ w y ∈ L. (2) N r (l, L) denotes the number of l-right-equivalence classes with respect to L.
(3) Two words w ∈ A ≤l and w ∈ A ≤l are l-left-equivalent with respect to L if for all y ∈ A * : wy ∈ L ⇐⇒ w y ∈ L. (4) N (l, L) denotes the number of l-left-equivalence classes with respect to L.
for all l ∈ N + and all time complexities t : N → N.
In order to determine an upper bound for the number of l-rightequivalence classes we consider the possible configurations of M after reading all but |y| ≤ l input symbols. The remaining computation depends on the last |y| input symbols, the current state of the communication cell, and the states of the cells which can send information that is received by the communication cell during the last |y| + 1 time steps. These are at most (|y| + 1) d cells. So, in total there are at most |S| 1+(|y|+1) d ≤ |S| 2(l+1) d different possibilities. Setting p = |S| 2 , we obtain N r (l, L) ≤ p (l+1) d . Now let M be a IA d k that accepts L with time complexity t. In order to determine an upper bound to the number of l-left-equivalence classes we consider the possible configurations of M after reading prefixes w whose lengths are at most l. A computed configuration depends on the information which is sent to the array by the communication cell, and the current state of the communication cell. So, there are at most (2 k·d ) |w|−1 · |S| ≤ |S| · 2 k·d·l different configurations. Setting p = |S|, we obtain N (l, L) ≤ p · 2 k·d·l . In particular, the number of equivalence classes is independent of the time complexity t.
Dimension and Bit Hierarchies
The hierarchies are proved by specific witness languages which are defined dependent on the given resources.
Dimensions
Here we fix the time complexity to real time, the number of communication bits to any constant k ∈ N + , and consider the dimension. For any dimension d ≥ 2 we define a language L dim (d) as follows. We start with a series of regular sets:
Due to the separator symbol , every word u ∈ X i+1 can uniquely be decomposed into its subwords from X i . So, we can define the projection on the jth subword as usual:
. Proof. For any m ∈ N + we consider sets
It follows Y i ⊂ X i , for all i ∈ N + , and |Y i | = 2 m i . If we choose two different words u and u from Y d+1 , then there is one position at which u has a symbol a and u has a symbol b or vice versa. We can address this position by
· · · e x1 e 2x a) / ∈ L dim (d + 1). There are 2 m d+1 different words in Y d+1 , and for the length of the suffix we obtain |h(¡ e x d+1 · · · e x1 e 2x a)| ≤ 3m(d + 1) + 2(d + 3) + 2 since x i ≤ m. This implies a lower bound on the number of induced equivalence classes as follows:
In contrast to the assertion, we now assume L dim (d+1) ∈ L rt (IA d k ). Then by Lemma 4 there exists a constant p ∈ N + such that N r (l, L dim (d + 1)) ≤ p (l+1) d , for all l ∈ N + . So, for l = 3m(d + 1) + 2(d + 3) + 2 we have at most
classes. We choose m such that m > log(p) (17d) d , and obtain strictly less than 2 mm d = 2 m d+1 classes. From the contradiction we obtain L dim (d + 1) / ∈ L rt (IA d k ). Now we turn to the construction of a real-time IA d+1 1 which accepts L dim (d + 1). First we observe that the structure of accepted words is regular. Therefore, the communication cell can check it and, moreover, can decode the checked input over {a, b} uniquely to a word from M (d + 1). For convenience, we explain the acceptance also in terms of these words. Basically, the idea is to store the prefix u in such a way that the symbol
] is addressed and sent to the communication cell where it is compared with v. Accordingly, we call the first phase the storage and the second phase the retrieval phase.
We name cells dependent on their coordinates. A cell is said to be of level j, if its last j coordinates are 0, i.e., (i 1 , . . . , i d+1−j , 0, . . . , 0). Note that a level j cell is also of level j < j, and the communication cell is the sole level d + 1 cell. A cell with maximal level j activates its neighbors (i 1 , . . . , i d+1−j , 0, . . . , 0, 1), (i 1 , . . . , i d+1−j , 0, . . . , 1, 0), . . . , (i 1 , . . . , i d+1−j , 1, . . . , 0, 0), and (i 1 , . . . , i d+1−j + 1, 0, . . . , 0), i.e., sends a non-zero signal for the first time. Therefore, each cell is uniquely activated by one of its neighbors and, moreover, can determine its maximal level by this neighbor. A cell with maximal level j ≤ d may activate at most j + 1 neighbors.
Activation takes place during the storage phase, in which cells mark a path to the current storage position by state components. When the communication cell reads h(a) (resp. h(b)), it sends the two bits 10 (resp. 11) along the path until the position is reached. Now the corresponding cell (i 1 , . . . , i d+1 ) stores symbol a (resp. b), activates its neighbor (i 1 , . . . , i d+1 + 1) to be the next storage position by sending the bits 01, and extends the current path to the newly activated neighbor.
Whenever the communication cell reads h( ), it sends the bits 01 along the path. In this situation the cells on the path count the number of at most d consecutive 01 signals, and possibly reroute the path as follows. A cell lets pass p − 1 signals, where p is the number of already activated neighbors. If there is another signal, it activates the next neighbor according to the above given ordering, and reroutes the path to it. Clearly, there cannot be more signals than the number of activated neighbors minus one, since the next predecessor cell of higher level does not let pass so many of them.
When the communication cell reads h(¡ ), it sends the bits 00 to the array. This signal is distributed to all activated cells recursively. It is the beginning of the retrieval phase. During this phase a path to the addressed symbol is set up. To this end, the communication cell sends along the path a bit 1 for each read h(e), and the bits 00 for each of the next d + 1 separators h( ).
A cell remembers whether it is on the path or not, and whether it is the end of the path. Initially, only the communication cell is on the path. If a cell is on the path but not at the end, it simply routes the signals along the path. The end of the path, say (i 1 , . . . , i j , 0, . . . , 0) sends the signal 1 to its neighbor (i 1 , . . . , i j + 1, 0, . . . , 0) which in turn deletes it and becomes the new end of path. The end of path cell (i 1 , . . . , i j , 0, . . . , 0) deletes a 00 signal and sends the next 1 signals to its neighbor (i 1 , . . . , i j , 1, 0, . . . , 0). So, on input e x d+1 · · · e x1 a path to cell (x d+1 , x d , . . . , x 1 ) is established. The (d+1)st signal 00 causes cell (x d+1 , x d , . . . , x 1 ) to send the information which it has stored during the storage phase back to the communication cell. The (d + 1)st 00 signal takes x d+1 + x d + · · · + x 1 time steps to reach the end of path. Subsequently, the same number of time steps is necessary to send the information back to the communication cell. Altogether, these are 2x time steps. Therefore, the information can be compared with input symbol v by the communication cell. It remains to be mentioned that, in fact, symbol v has to be compared with the information stored in cell (x d+1 − 1, x d − 1, . . . , x 1 − 1) instead of of (x d+1 , x d , . . . , x 1 ). But the construction can be modified appropriately in a straightforward manner.
Proof. By Theorem 5, language L dim (d + 1) is not accepted by any real-time IA d k , but is accepted by some real-time IA d+1 1 and, thus, by some IA d+1 k .
The construction of Theorem 5 can be modified to show that the language L dim (d + 1) belongs to L lt (IA d 1 ), i.e., one can trade one dimension for a slowdown from real time to linear time.
Bits
Here we fix the time complexity to real time, the dimension to any constant d ∈ N + , and consider the number of communication bits. For any number of communication bits k ∈ N + we define an alphabet A d,k = {a 0 , . . . , a 2 d·k −2 } and a language L bit (d, k).
Proof. Contrarily, assume L bit (d, k + 1) ∈ L rt (IA d k ). Then by Lemma 4 there exists a constant p ∈ N + such that N (l, L bit (d, k + 1)) ≤ p · 2 k·d·l , for all l ∈ N + .
On the other hand, consider two different prefixes w = u 1 · · · u l and w = u 1 · · · u l . Since they are different, there is an x such that u x = u x . Therefore, we 2l+4 e x e 2x u x ∈ L bit (d, k + 1) ⇐⇒ w e 2l+4 e x e 2x u x / ∈ L bit (d, k + 1). For all d, k ∈ N + , there are
different words of this form. Since 1 2 d·k+1 > 0, we may choose l in such a way that (1 + 1 2 d·k+1 ) l > p. This implies the following lower bound on the number of induced equivalence classes:
From the contradiction we obtain L bit (d, k + 1) / ∈ L rt (IA d k ). It remains to be shown that L bit (d, k + 1) ∈ L rt (IA d k+1 ). As in the proof of Theorem 5, a corresponding iterative array stores the symbols u i in a storage phase, and in a retrieval phase symbol u x is addressed and sent back to the communication cell that compares it with v. The input symbols are binary encoded by (k + 1) · d bits, respectively, such that the code of a i is i + 1.
First, we present the construction for d = 1, which is generalized subsequently. During the storage phase, a symbol u i is read and its code is sent to the array. It is stored in cell i at time step 2i. At time 2i + 1 cell i + 1 is activated by cell i. So, cell i + 1 can store symbol u i+1 at time 2(i + 1). The following behavior stops the storage phase. It is constructed with an eye towards generalizations to higher dimensions. When the communication cell reads the symbol it sends a 0 to the array. When this 0 is to be stored in cell m + 1 at time 2(m + 1), the cell recognizes the end of the storage phase, waits for three time steps, and sends a signal from right to left that informs all cells passed through about the end of the phase. The signal arrives at the communication cell at time step 2(m + 1) + 3 + (m + 1) = 3m + 6, i.e., when the input prefix u 1 · · · u m e 2m+4 has been read. Now the retrieval phase starts. To this end, the communication cell sends signals 1 to the array as long as it reads the next input part e x . When it reads the following it sends a 2. Each cell which receives a 1 for the first time deletes the 1 from the stream. The unique cell that receives the 2 immediately after receiving a 1 for the first time, identifies itself to be the addressed cell x. It sends its stored symbol u x to the left. The symbol arrives at the communication cell at time 3x after the beginning of the retrieval phase, i.e., before the v appears in the input.
We turn to higher dimensions. Roughly, the idea is to split the encodings of the input symbols u i into d blocks of length k bits, respectively. These blocks are distributed to the d neighbors of the communication cell. This would lead to a straightforward generalization. But the problem arises that we cannot stop the storage phase since signal 0 (and any other signal) may appear as a block in encodings. So, we have to provide more sophisticated mechanisms. The communication cell still sends the d blocks to its neighbors. But the blocks, e.g., of symbol u i are stored in the cells (i, 0, . . . , 0), (i, 1, 0, . . . , 0), (i, 0, 1, 0, . . . , 0),. . . , (i, 0, . . . , 0, 1). For example, the block sent to neighbor (0, . . . , 0, 1, 0, . . . , 0) of the communication cell is rerouted to the cells (i, 0, . . . , 0, 1, 0, . . . , 0) by this neighbor. The communication cell itself sends blocks to cells (i, 0, . . . , 0) with one time step delay. Therefore, all blocks of symbol u i reach their destinations at time 2i + 1. In order to stop the storage phase, the symbol u i is reconstructed in cell (i, 0, . . . , 0) at time 2i + 2. To this end, all cells storing blocks of u i send their blocks to their common neighbor (i, 0, . . . , 0). If cell (m + 1, 0, . . . , 0) reconstructs the signal 0, it sends stop signals back to its neighbors at time 2(m + 1) + 3. In turn, these neighbors send stop signals back to the communication cell. So, the storage phase ends at time 2(m + 1) + 3 + (m + 1) = 3m + 6, i.e., when the input prefix u 1 · · · u m e 2m+4 has been read. The retrieval phase is a straightforward generalization of the one-dimensional case. 
Relations with Restricted Cellular Automata
In this section we consider one-dimensional devices in order to compare their computational capacity with communication restricted cellular automata. A two-way cellular automaton with k-bit restricted inter-cell communication (CA k ) is similar to an iterative array. The main difference is that the cell at the origin does not fetch the input but the input is supplied in parallel to the cells. I.e., an input a 1 · · · a n is fed to the cells 1, . . . , n such that initially cell i is in state a i . Cells 0 and n + 1 are initially in a permanent so-called boundary state #. So, cell 1 is the communication cell that indicates acceptance or rejection, and the array is bounded to the n cells which are initially active. Real time is defined to be n time steps. A one-way cellular automaton (OCA k ) is a cellular automaton in which each cell receives information from its immediate neighbor to the right only. So, the flow of information is restricted from right to left. The relations between these devices and iterative arrays in general are depicted in the left part of Figure 3 . Now we turn to explore the relations for restricted devices.
Theorem 10. For all k ∈ N + , there is a regular language which is not accepted by any real-time k-bit CA.
Proof. Let L k = {xvx | v ∈ {a} * and x ∈ {a 0 , . . . , a 2 2k }} be the regular witness language. Assume contrarily, L k is accepted by some real-time CA k with state set S, bit functions b 1 , b 2 : S → {0, 1} k giving the bits communicated to the left and to the right, and local transition function δ :
First we partition the input states {a 0 , . . . , a 2 2k } according to b 1 , i.e., two states s 1 and s 2 are in the same class if and only if b 1 (s 1 ) = b 1 (s 2 ). Since there are 2 2k + 1 input states and the range of b 1 has 2 k elements, there is at least one class S 1 with at least 2 k + 1 states. Next, S 1 is partitioned according to b 1 (δ(b 2 (a), s, b 1 (#))). Therefore, there is at least one subclass of S 1 that has at least two states, say a i and a j .
For an accepting computation on input a i a n a i , for some n ∈ N + , we consider the relevant states of the cells n − 1, n, n + 1 at time steps 0, 1, 2. In particular, c 0 (n−1) = a, c 0 (n) = a i , c 0 (n+1) = #, c 1 (n−1) = a , c 1 (n) = a i , c 2 (n−1) = a . Due to the real-time restriction, states c 1 (n + 1), c 2 (n), and c 2 (n + 1) cannot affect the overall computation result. Since a i and a j are in the same class S 1 , for input a i a n a j we obtain c 0 (n − 1) = a, c 0 (n) = a j , c 0 (n + 1) = #, c 1 (n − 1) = a , c 1 (n) = a j . Since a i and a j are in the same subclass we obtain c 2 (n − 1) = a . Therefore, input a i a n a j not belonging to L k would be accepted.
It is not hard to see that language L k is accepted by a real-time CA k+1 as well as by a CA k in time n + 1. So, we obtain a strict bit hierarchy for two-way real-time cellular automata. Theorem 11. Let k ∈ N + be a constant, then L rt (CA k ) ⊂ L rt (CA k+1 ).
Moreover, by modification of the witness language, i.e., by increasing the underlying alphabet, we obtain a very dense strict time hierarchy. That is, if we allow just one more time step, we obtain a strictly more powerful device.
Theorem 12. Let k ∈ N + , r ∈ N be constants, then
Since, trivially, any regular language is accepted by some real-time IA 1 , the next theorem completes the incomparability results.
Theorem 13. Let k ∈ N + be a constant. There is a language belonging to the difference L rt (OCA 1 ) \ L lt (IA k ).
Proof. First we give the sketch of a construction of a one-bit real-time OCA that accepts the witness language L k = {u 1 · · · u m e x v | m ∈ N + and u i ∈ {a 0 , . . . , a 2 k −1 }, 1 ≤ i ≤ m, and v ∈ {e, a 0 , . . . , a 2 k −1 } * and x is greater than or equal to the number represented by the 2 k -ary interpretation of u 1 · · · u m }.
Initially, all non-boundary states send bit 1 to the left. This identifies the rightmost cell uniquely. Next all cells with input e send a 1 and all cells in a state u i send a 0. This identifies cells in state u i with an e-neighbor to the right, and vice versa. Now all cells e with right neighbor u i or in boundary state send a 0-signal to the left. All other cells e send bits 1 to the left until they receive a 0-signal from the right. The cells in states u i form a 2 k -ary counter. The cells in state u m with e-neighbor start to decrease the counter by one in every time step until they receive a 0-signal. A counter cell accepts when it generates the first carryover to the left.
In order to show that L k+1 is not accepted by any IA k we adapt the proof of Theorem 8, and obtain N (m, L k+1 ) > p · 2 k·m induced equivalence classes, and N (m, L k+1 ) ≤ p · 2 k·m distinguished equivalence classes. Finally, we show the proper inclusions between language families that are related by inclusions for structural reasons.
Theorem 14. Let k ∈ N + be a constant, then L rt (OCA k ) ⊂ L rt (CA k ).
Proof. It is well known that all unary languages belonging to L rt (OCA) are regular [11] languages. Therefore, it suffices to show that the non-regular language L = {a 2 x +2x | x ∈ N + } belongs to L rt (CA 1 ).
A corresponding CA 1 works as follows. It sets up a binary counter whose least significant bit is stored in the leftmost cell. We observe that the counter is extended by one digit (cell) to the right at time steps 2 x + x, for x ∈ N. In particular, at time steps 2 x − 1 all counter cells store bit 1. Subsequently, it takes x + 1 time steps until the carryovers reach the new cell that extends the counter.
In addition, at time step 1 the rightmost cell sends a signal 1 to the left. The input is to be accepted if and only if this signal appears in a cell exactly at a time step at which this cell becomes the new most significant bit of the counter, i.e., at time steps 2 x + x. In this case the signal 1 is passed through the counter in order to cause the leftmost cell to accept. Since the previous counter length was x, the total input length is 2 x + x + x.
For the sake of completeness, the following theorem is presented without proof.
Theorem 15. Let k ∈ N + be a constant, then L lt (IA k ) ⊂ L lt (CA k ).
